



Deep Silicon Analysis

Karsten Nohl
& Starbug
@ HAR 2009




Hardware needs to become easier to analyze for hackers



Algorithms can be extracted from chips in a 3-step process


Silicon disassembling process



As preparation, chips are etched out from plastic containers



A RFID CHIP
Nohl and Starbug used acetone to peel the plastic off the millimeter-square chip embedded in the card. Once they isolated the chip, they embedded it in a block of plastic and sanded it down layer by layer to view its construction. Nohl compares this to looking at the construction of a building floor by floor.



Chemically extract chips:

- Acetone
- Fuming nitric acid



Metal Wiring

Transistor

SOI

Oxide Insulator

Silicon Wafer

IBM

Chip dies are polished to reveal circuits


Polishing:

- Automated with machine
- Manually with sand paper



- Potential problem: tilt
- Solution: glue chip to block of plastic

Alternatively, HF etching removes the glass between metal layers




Each layer is imaged using an optical microscope

- Simple optical microscope
 - 500x magnification
 - Camera with 1 Mpixel
 - Costs < \$1000
 - or —
- Confocal microscope
 - Colors images by depth
 - Makes structures easy to spot
 - Expensive: > \$10k



Confocal microscopy preserves useful 3D information



Newer chips may require imaging resolutions below optical

Imaged using focused ion beam (FIB) with nm resolution





Image tiles are stitched prior to analysis

- Stitch many 100x100 μ m images
- Previous tool of choice: hugin
- Borrowed from panorama photography

hugin:

reference points

#	left x	left y	right x	right y	Alignment	Distance
0	691.00	29.00	66.83	36.94	normal	0.00
1	737.00	384.00	113.23	391.40	normal	0.00
2	710.00	639.00	86.03	646.33	normal	0.00
3	701.00	967.00	77.07	974.84	normal	0.00

new control point added

New Image Stitching tool streamlines image tiling





Image Stitching

degate.zfch.de/HAR2009/


Silicon circuits are highly structured and hence easy to parse



- Logic cells are picked from a library
- Libraries contain a few dozen types of gates
- Detection automated (template matching in Degate)



Automated detection generates map of logic gates



Logic gates implement small binary functions that are easy to recognize




2-NAND
Mifare



2-NAND
Legic




2-NAND
DECT




The mapping of common gates to functions is found online

www.siliconzoo.org

- Collection of logic cells
- Free to everyone for study, comparison, and reverse-engineering of silicon chips
- Zoo wants to grow—send your chip images!




Finally, metal connections are traced to complete circuit description




- Mifare: 1500 connections for Crypto-1
- Legic: 2000 connections for Legic Prime
- Manually tracing connections:
Tedious, time consuming
- Tracing automated (soon to be part of Degate)

Metal tracing is a challenging computer vision problem



- Current implementation overlays results of several filter for most accurate tracking
- MATLAB scripts being ported to Degate

Demo: Degate template matching




degate.zfch.de

degate 

- Author: Martin Schobert
<nitram@berlin.ccc.de>
- Released as open source
under GPL

Revealing algorithms from netlists still requires design knowledge




- Crypto: find XORs
- Secret keys: buses, latches

- Electrical consistency
- Logical consistency

- Group gates into functional units



GateViewer significantly speeds up manual reversing steps




GateViewer

degate.zfch.de/HAR2009/

Cryptographic structures are easily spotted



Weak cipher example: Legic Prime



Complete Legic Prime netlist available upon request.

Revealing cryptographic ciphers often breaks their security assumptions

- Cryptographic ciphers revealed and identified as weak ...
 - NXP Mifare Crypto-1
 - NXP Hitag2
 - Legic Prime
- ... or as potentially weak
 - DECT DSC
 - Atmel CryptoMemory; CryptoRF



Lesson Learned: Hack more silicon.

- Security assumptions in hardware never hold universally true
- Algorithms must be documented for independent security reviews
- Process of revealing algorithms from silicon chips is mostly streamlined

Deep silicon analysis must become mandatory for trusted chips

Lots of project ideas remain ...

The *silicon disassembler* should be further automated and extended to more application domains:

- Automate imaging
 - Low-cost stepper (any Reprap/Makerbot folks here?)
- Extend Degate
 - Support for full-custom chips (Retro comp. fans?)
 - Tight integration of consistency checks (EE geeks?)

We are looking for interns as well as professional support for industry projects.

Questions?

Degate

degate.zfch.de

Silicon Zoo

siliconzoo.org

Image Stitching,

degate.zfch.de/HAR2009/

GateViewer, Slides

Karsten Nohl

<nohl@virginia.edu>

Starbug

<starbug@ccc.de>

**Many Thanks to Martin Schobert, Christin Schulz,
Stefan Skillen, Daniel Wittekind and Sven Kaden !**